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Computing with volatile memristors: An application
of non-pinched hysteresis
Abstract. The possibility of in-memory computing with volatile memristive devices,
namely, memristors requiring a power source to sustain their memory, is demonstrated.
We have adopted a hysteretic graphene-based field emission structure as a prototype of
volatile memristor, which is characterized by a non-pinched hysteresis loop. Memristive
model of the structure is developed and used to simulate a polymorphic circuit
implementing in-memory computing gates such as the material implication. Specific
regions of parameter space realizing useful logic functions are identified. Our results
are applicable to other realizations of volatile memory devices.
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1. Introduction
Currently, there is a strong interest in in-memory computing concept. In particular,
there are expectations that in-memory computing architectures may help to overcome
the Von Neumann bottleneck problem [1] of conventional computers and thus
provide us with better computing machines. Memristive [2] (memory resistive) and
memcapacitive [3] (memory capacitive) elements that combine information processing
and storage functionalities in simple device structures of nanoscale dimensions
have received a great deal of attention in the context of in-memory computing
(memcomputing [4]) paradigm. In fact, the material implication gate was demonstrated
experimentally with non-volatile memristive devices several years ago [5]. This idea has
been further developed and reviewed in a number of papers [6, 7, 8, 9, 10, 11, 12].
While there is a wide variety of physical systems with memory [13], it is generally
agreed that the non-volatile memory devices are the most suitable candidates for in-
memory computing, and for good reason. In this paper, however, we explore a different
route to in-memory computing based on volatile memristive devices. It is shown that, in
principle, simple circuits of volatile memristors can provide some useful logic functions.
Here, we do not aim to develop a practical in-memory computing architecture, but
rather present a proof of concept application of volatile memristors. Eventually, it may
find its own application niche.
To make our description physically based, in this paper we consider the hysteretic
behavior of carbon-based field emitters [14, 15, 16, 17, 18]. For concreteness, we have
chosen a hysteretic graphene-based field emission structure [17] as a prototype of volatile
memristor. The memory effect in such a structure is attributed to a field-induced
detachment of a portion of graphene sheet from substrate [17]. As in this system the
minimum voltage required to induce an OFF to ON transition VON is larger than that
needed for the transition from ON to OFF, VOFF, there is a voltage interval where the
structure remembers its state (defined by the history of voltage applied).
Thus, there are two main results reported in this paper: (i) the memristive model of
graphene field emitters, and (ii) realization of in-memory computing gates based on such
devices. Accordingly, this paper is organized as follows. We develop a memristive model
of hysteretic graphene-based field emitters in Sec. 2. In particular, in the first part of
this Section we formulate general equations of the model, while in the second part (that
may be skipped by those readers who are not interested in model details), we formulate
the model parameters based on our understanding of physical processes associated with
graphene detachment from substrate. In Sec. 3, an implementation of logic gates based
on volatile memristors is explored. We conclude in Sec. 4 with a summary of our study.
2. Memristive model of graphene field emitters
In this Section we develop a memristive model of graphene field emitters [17] showing
that such devices can be classified as first-order voltage-controlled memristive systems.
Computing with volatile memristors: An application of non-pinched hysteresis 3
Our model is well suited for the description of experimental results, as it captures
both the switching dynamics and physics of field emission. We emphasize that the
suggested memristive model can be adopted for the description of other nanomechanical
systems with memory including those [19, 20] that do not require high voltages for their
operation.
2.1. Memristive model
In a recent experiment [17] a strong hysteresis in current-voltage characteristics of field
emission from the edge of graphene on SiO2 was observed. This behavior was explained
by a field-assisted local detachment of the graphene edge from the substrate (for a
schematic illustration see Fig. 1). In particular, it was demonstrated that when the
system is subjected to an increasing voltage V from 0 to a maximum value, there is
a rapid increase in the current at a certain Vswitch (in what follows, denoted by VON).
On the way back, a current drop is observed at VOFF < VON such that VON/VOFF ≈ 7.
Importantly, in the hysteretic region (ranging from VOFF to VON) the current is stable
in the sense that the system can stay arbitrary long in one of two (in some samples,
many) possible current states. Thus, the memory of such field emitters can be classified
as long-term and volatile (the memory is lost at small V including V = 0). A similar
memory effect in field emission from graphene was also observed in our own in-house
experiments [21].
In order to describe the hysteretic field emission from graphene, we use the
formalism of memristive devices developed by Chua and Kang [2]. According to the
definition, an N -order voltage-controlled memristive system is given by
I(t) = R−1M (x, V, t)V (t), (1)
x˙ = f(x, V, t), (2)
where RM is the memristance (memory resistance), which depends on the input voltage
V and vector x of N internal state variables. The function f in Eq. (2) defines the
dynamics of internal state. Nowadays, Eqs. (1)-(2) are widely used to model a broad
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Figure 1. (a) and (b): Schematic representation of low- and high-current states of
the graphene field emitter: (a) the low-current state (the edge is attached to substrate,
x = 0) and (b) the high-current state (the edge is detached/standing, x = 1). Both
states are stable at VOFF < V < VON. (c) Memristive circuit model of circuits in (a)
and (b).
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Figure 2. Hysteretic curves for the internal state variable x of (a) volatile (graphene
field emitter) and (b) hypothetical nonvolatile memristor. Insets demonstrate
respective non-pinched and pinched hysteretic I − V curves.
range of emergent non-volatile memory devices [13]. Moreover, the present authors
applied Eqs. (1)-(2) to field emission from carbon nanotubes [18].
It is natural to select the internal state variable x as x = Lp/Ltot, where Lp is the
length of detached (standing) portion of the edge, and Ltot is the edge length. Two
limit cases (completely attached, x = 0, and detached, x = 1, edges) are schematically
depicted in Fig. 1. Generally, x can take any intermediate value between 0 and 1. To
formulate the memristive model of graphene field emitters, we assume that the current
in x = 0 and x = 1 states can be described by the Fowler-Nordheim law [22]. Note that
this assumption is in agreement with experimental observations [17].
The total current can be written as a sum of currents through the attached and
detached regions of the edge:
I = (1− x) IOFF + xION, (3)
where IOFF and ION are the total emission currents at x = 0 and x = 1, respectively.
IOFF and ION are represented using the Fowler-Nordheim law as
IOFF(ONN) = AOFF(ON)V
2e−
BOFF(ON)
V . (4)
Here, AOFF(ON) and BOFF(ON) are constants discussed in Subsec. 2.2.
In order to reproduce experimental results [17], it is sufficient to select the function
f in the Eq. (2) as
f(V ) =

γ if V ≥ VON
−γ if V ≤ VOFF
0 otherwise
, (5)
where γ > 0 is the rate of change of x. In fact, the function f defined by Eq. (5) can
describe both types of memristors: non-volatile and volatile. Assuming a positive VON,
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Figure 3. I − V curve of the graphene field emitter found using Eqs. (1)-(5) with
the following set of parameter values: VOFF = 50 V, VON = 350 V, AON = 2.32 · 10−9
A/V2, BON = 662.2 V, AOFF = 1.99 · 10−14 A/V2, BOFF = 160.6 V, γT = 100, where
T is the voltage period. Inset: the same curve shown in the linear scale.
the memristor type is defined by inequalities
VON > VOFF ≥ 0 : volatile, (6)
VON > 0 > VOFF : non-volatile.
Figure 2 schematically shows examples of the dynamics of x in a volatile memristor (such
as the graphene field emitter), Fig. 2(a), and in a hypothetical non-volatile memristor,
Fig. 2(b), subjected to a periodic quasistatic waveform voltage.
A calculated I−V curve of graphene field emitter subjected to a triangular waveform
voltage is shown in Fig. 3. We emphasize that our volatile memristor exhibits a non-
pinched hysteresis.
2.2. Physical basis of the model
Here, we briefly discuss the expressions for the model parameters AOFF(ON) and
BOFF(ON).
Consider the field emission from a graphene-based cathode, as presented in Fig. 1.
The potential difference V (t) between the cathode and anode results in the electric field
E = βV/D, where D is the distance between the electrodes and β is the form factor.
Then the current is described by the Fowler-Nordheim formula [14, 23, 21]
I(V ) = AV 2 exp (−B/V ) , (7)
A =
e3
16pi2~
1
ϕ
(
β
D
)2
S, B =
4
√
2m
3e~
ϕ3/2
(
β
D
)−1
,
where e and m are the electron charge and mass, ~ is the Planck constant, S is the
effective emitting surface, and ϕ = 4.8 eV is the work function.
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Figure 4. In-memory computing circuit considered in this work. The circuit combines
two memristors Mi, resistor R and two voltage sources.
In Fig. 1, the situation (a) corresponds to the graphene sheet entirely attached
to the substrate, while in the case (b), the edge of the sheet is detached. Following
the arguments put forward in Refs. [17, 21], we believe that the main effect is
likely associated with the change in the form factor β and effective emitting surface
S. Introducing βOFF(ON) and SOFF(ON) for the low- and high-current states, the
model parameters are defined as AOFF(ON) ≡ A(SOFF(ON), βOFF(ON)) and BOFF(ON) ≡
B(SOFF(ON), βOFF(ON)). An intermediate situation is described by the superposition
state, Eq. (3).
3. Logic gates
3.1. Circuit and calculation of the operation code
The possibility of in-memory computing with volatile memristors is investigated
employing Fig. 4 circuit, which is similar to the circuit used in the demonstration of
the material implication with non-volatile memristors [5]. In what follows this circuit is
simulated based on the Kirchhoff’s circuit laws equation for VR(t)
V1 − VR(t)
RM,1
+
V2 − VR(t)
RM,2
=
VR(t)
R
, (8)
which is supplemented by Eqs. (1), (2) for the dynamics of memristances RM,1 and
RM,2. In Eq. (8), VR(t) is the voltage across R.
Table 1. Codes [12] of logic operations calculated according to Eq. (9). These codes
are defined with respect to different pairs of initial states of M1 and M2 and can
describe the final state of any device of interest (in our case, M1 or M2). For more
information, see the text and Ref. [12].
set to 0 0 XOR 6 copy M1 12
NOR 1 NAND 7 IMP2 13
NOT(IMP2) 2 AND 8 OR 14
NOT M1 3 NOT(XOR) 9 set to 1 15
NOT(IMP1) 4 copy M2 10
NOT M2 5 IMP1 11
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Figure 5. Operation type as a function of applied voltages calculated using Fig. 4
circuit with R = 106 Ω. The final states of M1 and M2 hold the logic function
outputs presented in (a) and (b), respectively. These plots were obtained with the
same parameters of M1 and M2 as in Fig. 3.
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Figure 6. Operation type as a function of applied voltages calculated using Fig. 4
circuit with R = 108 Ω and 1013 Ω. These plots were obtained with the same
parameters of M1 and M2 as in Fig. 3.
Following Ref. [12], we analyze the simulations results calculating a numerical code
that can be associated with a specific logic operation. Taking wi = 1, 2, 4, 8 as weights
for the input combinations (0,0), (0,1), (1,0) and (1,1), the numerical code is calculated
as a weighted sum of the final state of a selected memristor,
code =
4∑
i=1
wib
f
ij, (9)
where bfij is the final state (0 or 1) of the device of interest j (in our case, M1 or M2)
for i-th input combination (0, 0), (0, 1), (1, 0) or (1, 1) that correspond to i = 1, 2, 3, 4.
Table 1 summarizes logic functions for all possible code values. In this Table the standard
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Figure 7. Effect of variability of memristor parameters. To obtain these plots we used
R = 106 Ω, and higher VON(OFF) for M2: VOFF = 60 V and VON = 420 V in (a) and
(b), and VOFF = 70 V and VON = 490 V in (c) and (d). All other model parameters
were as in Fig. 3. Compare with Fig. 5.
notations are used for the logic functions, e.g., NOT is the logical negation, IMP is the
material implication (in particular, IMP1 is M1 →M2), etc. In our numerical simulations
of Fig. 4 circuit, we have encountered the following operation codes: 0, 2, 4, 10-13, 15.
3.2. Diagrams of logic operations
Figs. 5 and 6 show some selected results of our simulations. In order to obtain each
point of these plots, we simulated the dynamics of Fig. 4 circuit for all possible pairs of
initial states of M1 and M2 subjected to V1 and V2. The operation code was found with
Eq. (9) and interpreted based on the Table 1.
According to Fig. 5, the logic operations are symmetric for M1 and M2 with respect
to V1 = V2 line. As expected, at low voltages applied to Mi, xi changes to 0, at high
voltages – to 1, and there is also a stability region (copy to Mi). At R = 0, the common
stability region is a square defined by the lines Vi = VON(OFF). This square is deformed
at R > 0 (this can be seen by placing Fig. 5(b) over Fig. 5(a) or vice versa). The
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most important voltages regions, however, are those providing the material implication
(IMP) and negation of implication (NOT(IMP)) gates. The importance of the material
implication stems from the fact that it is a fundamental logic gate [24], which, together
with ’set to 0’ (FALSE) operation form a computationally complete logic basis.
Fig. 6 shows the effect of the resistance of R on logic operations regions. One can
notice that, generally, an increase in R scales the operation regions in Fig. 5 (a) to
higher voltages. In particular, one can notice the disappearance of ’set to 1’ regions
(these regions are now beyond the scales presented) and, in fact, an increase of the
region of NOT(IMP). This observation, actually, is of value as the proper choice of R
simplifies the experimental realization of logic gates and improves reliability.
In order to demonstrate the proposed logic gates experimentally, one can implement,
for example, the following operation protocol. First of all, the memristors can be
independently initialized by grounding the common point of their connection with R
and applying suitable voltage sequences V1(t) and V2(t). Next, the grounding of the
connection point is released while V1 and V2 are kept in the stability region of memristors
(operation codes 10 and 12). Third, V1 and V2 can be simultaneously placed into the
desired operation point and switched back into the stability region. The calculation
results will be stored in the final states of memristors.
3.3. Parameter variability effects
In this subsection we investigate the effect of variability of memristor parameters on the
logic functions realized with Fig. 4 circuit. Specifically, we consider the operation of
Fig. 4 circuit employing memristors with different threshold voltages. For this purpose,
the simulations are performed using higher values of threshold voltages of M2 keeping
all other simulation parameters as in Fig. 5 simulations. Fig. 7 presents two examples of
such calculations showing the diagrams found at about 20% and 40% higher threshold
voltages of M2 compared to M1.
In Fig. 7, one can notice that the diagrams for M1 and M2 are no more symmetric.
At the same time, the general topologies of diagrams are the same as these in Fig. 5.
Importantly, the areas of useful logic functions for M1 (the implication and negation of
implication) increase with an increase in VOFF and VON of M2. This observation can be
used, e.g., to achieve more stable operation of such memristive logic gates.
4. Conclusion
We considered the possibility of in-memory computing (in the form of boolean logic)
based on volatile memristive devices. As a prototype of such structures, a hysteretic
graphene field emitter was adopted. A memristive model of field emission from the
graphene cathode was developed. This model is practical for the description of real
experiments.
Moreover, it was shown that simple circuits of volatile memristors can serve as a
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polymorphic logic gate. Specifically, we have demonstrated that in addition to the trivial
operation set (FALSE, TRUE and hold the state) the same circuit can implement the
material implication and the negation of implication. We expect that volatile memristors
could find their own applications, e.g., in low-level information processing circuits.
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